

## CLAIMS

1. System for driving columns of a liquid crystal display comprising a logic circuitry (10) operating in a supply path between a first (VDD) and a second (VSS) supply voltage with said first supply voltage (VDD) higher than said second supply voltage (VSS), said logic circuitry (10) being capable of generating starting from the first logic signals (LOW\_FRAME, WHITE\_PIX) in input second logic signals (CP, CN, CP\_N, CN\_N) in output whose value is equal to said first (VDD) or second (VSS) supply voltage, elevator devices (11, 12) coupled to said logic circuitry (10) and operating in a supply path between a third supply voltage (VLCD) greater than said first supply voltage (VDD) and said second supply voltage (VSS), said elevator devices (11, 12) being capable of raising the value of said second logic signals (CP, CN, CP\_N, CN\_N), a first (T11-T12) and a second (T13-T14) pair of transistors having different supply paths (VLCD-VA, VB-VSS) and having an output terminal (OUT) in common, said first (T11-T12) and second (T13-T14) pair of transistors being associated to said elevator devices (11, 12) and a said logic circuitry (10) so as to determine the drive signal of a column, characterised in that said elevator devices (11, 12) are two and each of them is connected with one of said pairs of transistors (T11-T12, T13-T14), and in that it comprises turnoff circuitry (15) coupled to said two elevator devices (11, 12), said circuitry (10) being capable of keeping one of said two pairs of transistors (T11-T12, T13-T14) in the turnoff state in the period of time of a frame when the other of said two pairs of transistors (T11-T12, T13-T14) is in operative conditions.

2. Device according to claim 1, characterised in that said turnoff circuitry (15) operates in a supply path between said third (VLCD) and said second supply voltage (VSS)

3. Device according to claim 1, characterised in that each of said two elevator devices (11, 12) drives separately the transistors of one of said pairs (T11-T12, T13-T14) of transistors.

4. Device according to claim 3, characterised in that said turnoff circuitry (15) has one (LOW\_FRAME) of said first logic signals (LOW\_FRAME, WHITE\_PIX) in input whose value changes according to an even frame or an uneven frame.

5. Device according to claim 4, characterised in that said turnoff circuitry (15) sends two signals (tr\_state1, tr\_state2) complementary with each other respectively to said two elevator devices (11, 12) according to the state of said logic signal (LOW\_FRAME) in input so as to inhibit the turning on of one or the other elevator device .

6. Device according to claim 5, characterised in that said pairs of transistors (T11-T12, T13-T14) are pairs of transistors MOS.

7. Device according to claim 6, characterised in that said pairs of transistors MOS (T11-T12, T13-T14) are made up of a pair of transistors PMOS (T11-T12) and of a pair of transistors NMOS (T13-T14), and said two elevator devices (11, 12) each comprise a first (M8, M14) and a second (M9, M15) transistor NMOS driven by two of said second logic signals (CP, CN, CP\_N, CN\_N) complementary between each other and a first (M4, M12) and a second (M5, M13) transistor PMOS having the terminals that can be driven connected respectively with the drain terminal of said second (M9, M15) and first (M8, M14) transistor NMOS, the drain terminals connected respectively with the drain terminals of said first (M8, M14) and second (M9, M15) transistor NMOS, and the source terminals coupled with said third supply voltage (VLCD).

8. Device according to claim 7, characterised in that said turnoff circuitry (15) comprises a first transistor (M7) on whose terminal that can be driven said logic signal (LOW\_FRAME) in input is present and having a terminal that cannot be driven connected to said second supply voltage (VSS) and the other terminal that cannot be driven connected to the terminals that can be driven of two additional transistors (M3, M6) having first terminals that cannot be driven connected respectively with the drain terminals of said first (M8) and second (M9) transistor NMOS of one (11) of said elevator devices (11, 12) and the other terminal that cannot be driven connected with said third supply voltage (VLCD), the terminal that can be driven of said two additional transistors (M3, M6) being connected to the terminal that can be driven in common with two more additional transistors (M10, M11) having first terminals that cannot be driven connected respectively with the source terminals of said first (M12) and second (M13) transistor PMOS of the other of (12) said elevator devices (11, 12) and the other terminal that cannot be driven connected to the third supply voltage

(VLCD), said circuitry (15) comprising two more additional transistors (M1, M2) having the terminals that can be driven connected respectively with the drain terminals of said first (M8) and second (M9) transistor NMOS of one (11) of said elevator devices (11, 12), first terminals that cannot be driven connected to said additional terminal that cannot be driven of said first transistor (M7) and second terminal that cannot be driven connected to said third supply voltage (VLCD).

5